Archives

Xilinx FPGA Performance Evaluation for Vivado 2016.4 and Vivado 2017.1 using InTime. Overall, we conducted three experiments pitting Vivado 2016.4 against Vivado 2017.1. Under our test conditions, Vivado 2017.1 achieves slightly better results in Experiment 1, while total Negative Slack and Worst Slack in Vivado 2017.1 were much better in Experiments 2 and 3. Methods For […]

Continue Reading

Introduction One of our most common customer requests is for a smaller number of compilation runs to get to timing closure. For example, can InTime meet timing in 50 runs instead of 100 on average? Well, that depends; InTime generally has an idea of what settings will help your design meet timing, and in rare cases […]

Continue Reading