Blog

The latest news from the Plunify team

Besides fixing a few bugs, for example, in the Clock Margin recipe introduced in version 2.3,  the new features for InTime 2.4 mainly focus on providing more convenience and enhancing usability. Here is a quick summary. Auto detect FPGA tool chain and license information One of the biggest issues faced by users in large organizations […]

Continue Reading

Optimizing design performance with InTime and Xilinx tools Executive Summary This whitepaper describes how InTime works with Xilinx software to optimize FPGA timing performance by adjusting compilation parameters and running builds in parallel. InTime uses machine learning to determine the best combination of synthesis and place-&-route settings for an FPGA design. Combined with compute servers, […]

Continue Reading

From September to October 2017, Intel FPGA Technology Day (IFTD) will be held in 10 APAC cities this year, focusing on the theme of Accelerating a Smart and Interconnected World. Plunify will demonstrate how InTime can be used to increase Stratix 10 timing performance by more than 20% at Shenzhen (September 14), Beijing (September 19) […]

Continue Reading

The difference between passing and failing timing can be tiny, but failing by 500ps is just as frustrating as falling short by 5ns. Clock Margin Exploration is a new recipe in InTime version 2.3.0 that over-constrains the user’s design, potentially yielding better timing results without modifying the design. The idea is to apply “Clock Margin” adjustments […]

Continue Reading

Design Automation Conference 2017 in Austin, TX came and went before one could say, “Congress Bridge Bats!” A big Thank You to everyone who came by. It was very good getting to know you and hear about your design challenges and requirements — FPGA as well as ASIC ones. Devices and designs are both getting […]

Continue Reading

In this blog post we evaluate the performance of Vivado 2016.4 and Vivado 2017.1 using InTime. Overall, we conducted three experiments pitting 2016.4 against 2017.1. Under our test conditions, Vivado 2017.1 achieves better results, albeit the difference was slight for Experiment 1. Total Negative Slack and Worst Slack in Vivado 2017.1 were much better in Experiments […]

Continue Reading

Ever wondered how efficient InTime when it is helping you and your team optimize FPGA designs? When using the InTime Private Cloud, are you curious about whether your team has sufficient licenses to meet performance targets on time? Is there a need to increase the number of licenses? These questions represent important metrics for decision maker(s) […]

Continue Reading

Introduction One of our most common customer requests is for a smaller number of compilation runs to get to timing closure. For example, can InTime meet timing in 50 runs instead of 100 on average? Well, that depends; InTime generally has an idea of what settings will help your design meet timing, and in rare cases […]

Continue Reading

For those who know our history, Plunify was born in the cloud. Our very first prototype of InTime was developed, executed and tested on Amazon Web Services. During those days, we only had to contend with EC2, EBS and S3. We even had to implement AES encryption in S3 ourselves (nowadays it is a checkbox!). […]

Continue Reading

If you are reading this, the odds are that you or someone in your company is facing / has faced FPGA design challenges. Timing closure is the single most important obstacle to implementing a successful FPGA application. Bruce Talley, former VP of Software at Xilinx and Plunify technical advisor, is one of the most qualified […]

Continue Reading