Blog : FPGA timing

The newest addition to the InTime family is the Libero tool which supports Microchip FPGA devices. It was first included in late 2020; since then we have been honing and “sharpening the knives”, improving the QoR which includes support for the latest Libero v12.6 release. With the latest InTime release, performance improvements for Libero designs […]

Continue Reading

As we bid farewell to 2020, here are 5 highly-rated InTime features added during a very eventful year. Auto Pilot – Automated recipes selection Project-specific AI database Support for Microchip FPGAs and Libero Training Data Filter – precision control of Machine Learning data New Analysis Charts – SLR Crossings, Fanout & Logic Levels Charts 1. […]

Continue Reading

2020 began tumultuously. Most of us went through a period of isolation, and InTime 3.0 was born in this whole new landscape. With the world opening up again, albeit gradually, we are delighted to share a rundown of the latest features in InTime 3.0. Auto Pilot – Automating ML and Recipes Selection (Auto-ML) One recurring […]

Continue Reading

It is the start of a brand new day. You come to the office, open up a medical imaging design that met timing the day before and finds that a bugfix made by someone else has led to timing failures. In the demanding world of high-performance FPGA design, there is no free lunch. We take pains […]

Continue Reading