Archives

Update: 03 Apr 2020 Many of us are presently working remotely and there has been a surge in compute requirements. Some of us brought the FPGA boards home but the compute servers are in office. This is a rehash of on how you can take advantage of the cloud to complete your builds faster. ————————————————————————— […]

Continue Reading

In a previous post, we introduced a way to predict and abandon builds at the post-placement stage, skipping time- and resource-consuming routing stages that were not likely to yield good timing results. InTime users welcomed this approach, especially those who were designing with large FPGAs. We are thrilled to add this capability for our Quartus […]

Continue Reading

It is the start of a brand new day. You come to the office, open up a medical imaging design that met timing the day before and finds that a bugfix made by someone else has led to timing failures. In the demanding world of high-performance FPGA design, there is no free lunch. We take pains […]

Continue Reading

If you are reading this, the odds are that you or someone in your company is facing/has faced FPGA design challenges. Timing closure is the single most important obstacle to implementing a successful FPGA application. Bruce Talley, former VP of Software at Xilinx and Plunify technical advisor, is one of the most qualified people to […]

Continue Reading

There are prudent reasons for not using too much of the FPGA’s resources, because one almost always has to insert more logic to fix a failing timing path or a functionality bug. Even back in college, the digital systems professor made it a rule that we could only use up to 70% of the logic resources for our senior […]

Continue Reading

It is common knowledge that Vivado uses an analytical place and route engine for better and more predictable design closure. As a result, Vivado got rid of the “cost table” (also commonly known as random seeds) user options. What may be less well-known is that designers still have ways to introduce randomness into Vivado placement. Like […]

Continue Reading

The notion of a self-driving or autonomous vehicle is firmly embedded in the collective consciousness; we’ve come quite a way since the days when such things were the stuff of science fiction. Now everyone knows what a self-driving car is, and quite possible has seen one in action on nearby roads. In search of timing closure… […]

Continue Reading

Of all the good things that OpenCL promises, the most attractive proposition is how different processors and cores in a multi-compute-core system can be utilised and maximised with a single programming framework. The ability to combine processing modules of different capabilities to perform particular tasks is, of course, the heterogenous computing concept that has been […]

Continue Reading