Blog

The latest news from the Plunify team

Cloud is shaping EDA like never before. Today, we are releasing the full InTime tool on the Plunify AI Lab platform. Announcing InTime on AI Lab InTime is officially included on AI Lab as one of the tools on the Plunify Cloud eco-system. This combines the cloud’s massive compute power to the ubiquitous of AI Lab platform to benefit more […]

Continue Reading

We released FPGA Expansion Pack (FEP) 1.2 today, and it is all about improving the runtime and the user experience. Here is what you can expect in this release. No Regeneration of Out-Of-Context modules In previous versions, we regenerated the IP targets of all OOC modules by default to ensure that the IP was up-to-date. […]

Continue Reading

At the beginning of 2017, we published an article about running “seeds” in Vivado – Who Says You Can’t Use Random Seeds In Vivado?  Although Vivado does not support the “placement cost table” feature, InTime has a feature called “Placement Exploration”, which enables similar behavior without any impact on functionality. In this post, we are going […]

Continue Reading

Any serious hardware or software development effort will have a regression test suite. Continuous integration, automated daily tests, manually-executed scripts, etc. represent the different ways in which developers define, create and run validation procedures to determine the quality, performance and/or reliability of products. This article focuses on those tests that require constant (re-)compilation of FPGA […]

Continue Reading

In a previous post, we introduced a way to predict and abandon builds at the post-placement stage, skipping time- and resource-consuming routing stages that were not likely to yield good timing results. InTime users welcomed this approach, especially those who were designing with large FPGAs. We are thrilled to add this capability for our Quartus […]

Continue Reading

What is AI Lab? Plunify’s AI Lab is a cloud-based development environment that can be pre-loaded and pre-configured with Machine Learning / Artificial Intelligence (AI) software like CUDA and Caffe.  AI Lab also supports FPGA tools like Vivado and SDSoc. Because of the ubiquity nature of cloud computing, AI Lab’s functions are available for every machine […]

Continue Reading

As we get new requests for AI Lab and FPGA Expansion Pack in more geographical regions like China, we are receiving feedback (and complaints) about latency and responsiveness. In anticipation of an upcoming event involving AI Lab, we ran a series of simple networking tests to determine the latency, bandwidth and in general, real-life responsiveness […]

Continue Reading

You may think that it’s impossible to run Vivado on a lightweight machine like a Chromebook. After all, FPGA design is a compute-heavy task that is only practical with your company’s workstations and high-performance servers. So how do we do it? Mission Impossible? Okay, we confess; We can’t bend the laws of physics so we […]

Continue Reading

In FPGA design optimization, it is practically impossible to predict the effect of every possible placement and route in advance. Exploring the endless combinations of settings to find good ones is like navigating correctly through a teeming traffic thoroughfare. So drawing inspiration from autonomous driving that successfully solved the road navigation problems, how do you […]

Continue Reading

Plunify’s newest FPGA Expansion Pack for Vivado is the latest addition to a suite of cloud-enabled tools on Plunify Cloud. This tool was created for FPGA designers who have explored and are ready or perhaps have already adopted the cloud. They can relate easily to the following account of a typical customer’s experience. Plunify has been […]

Continue Reading